Change the world. Love your job.
Texas Instruments is seeking Design Verification Engineer. In this role you will confirm the accuracy of designs for analog and mixed signal electronic parts, components, or integrated circuitry for analog and mixed signal electronic equipment and other hardware systems before pattern generation/mask development. The role will require working independently from the product development team who designed the devices to confirm adherence to known design rules, procedures, and best practices. Additional job functions include analyzing equipment to establish operating data and conducting experimental tests and evaluating results to confirm the device meets all requirements in the specifications. You may also run software simulations, selecting components and equipment based on analysis of specifications and reliability. As a Design Verification Engineer you may also review vendor capability to support product development. Requires a BS degree or equivalent experience in the design of equipment, components or circuitry.

The Ethernet product team (part of High Speed Data Org) at Texas Instruments' Bangalore site designs and delivers advanced Ethernet PHY devices, serving critical Industrial (Std.) and Automotive applications. The team has a track record of delivering successful family of products catering to 10Mbps,100Mbps, 1Gbps for both Standard Ethernet and Single pair Ethernet (SPE) for Automotive standards.

The DSP data path is at the core of the Ethernet PHY and implements the functions of equalization, echo cancellation, data recovery and symbol timing recovery. Crucial for a stable connection, Ethernet PHY training necessitates the challenging joint convergence of various feedback loops inside the DSP. The design team drives innovation in design and digital verification (DV), leading to robust link performance metrics such as link up time, link stability, BER.

The team also develops the architecture for, and efficiently implements, Forward Error Correction (FEC) schemes (Viterbi algorithm, Reed-Solomon (RS) decoding).

Furthermore, the team specializes in implementing solutions that ensure robust electromagnetic interference (EMI) and electromagnetic compatibility (EMC) performance.

Job Description:
We are looking for a motivated and technically strong Design Verification (DV) Engineer to join the High-Speed Data (Ethernet) development team. The ideal candidate will lead chip-level DV, that requires creating test benches, simulation and validation of complex systems in which the signal processing (DSP) data path is the core component.

He / She will lead and participate in Module level DV using Matlab generated vectors, DUT level DV and system level DV involving 2 or more DUTs.

He / She will lead the Analog and channel model development for FPGA emulation. This involves (i) Coming up with suitable architecture for building synthesizable channel models, (ii) Bringing up the FPGA synthesis and (iii) Verify design as well as system performance (BER, SNR etc.) in FPGA platforms and automate DV regressions and the analysis of results.

He / She will closely work with the digital and analog design team members in pre-silicon verification of next-generation products. Towards the end of the PG cycle, he will bring up the GLS to sign off and to estimate digital power consumption.

Key Responsibilities:

• Study specifications, review design (RTL) to come up with test-cases for coverage.
• Develop test-benches for Module level, DUT level and system level verification.
• Own critical features, Lead the debug effort to ensure quality.
• Work on FPGA-based emulation / prototyping for design validation and performance evaluation.
  • Lead the Synthesizable Modeling effort for Analog & Channel Models.
• Analyze simulation/emulation results and provide insights to improve design quality.
• Document models, assumptions, and results clearly.

Qualifications

Minimum requirements:

• Minimum education (i.e., bachelor's degree in electrical engineering)
• Minimum of 2 to 5 years of experience

Preferred qualifications:

Required Qualifications:

• 2–5 years of experience in DV, system modeling (analog / mixed-signal modelling).
• Understanding of digital design concepts. Good programming skills in Verilog, Matlab, Python.
• Good Fundamentals in DSP concepts (filters, signal processing, sampling, modulation, adaptive filters etc.) is preferred.
• Exposure to FPGA based emulation is preferred.

Personal Attributes:

• Strong analytical and problem-solving skills.
• Good communication and documentation skills.
• Ability to work in cross-functional teams.
• Self-driven and curious to learn complex systems

Why TI?

• Engineer your future. We empower our employees to truly own their career and development. Come collaborate with some of the smartest people in the world to shape the future of electronics.
• We're different by design. Diverse backgrounds and perspectives are what push innovation forward and what make TI stronger. We value each and every voice, and look forward to hearing yours. Meet the people of TI
• Benefits that benefit you. We offer competitive pay and benefits designed to help you and your family live your best life. Your well-being is important to us. Please find our country-specific benefits here

About Texas Instruments Texas Instruments Incorporated (Nasdaq: TXN) is a global semiconductor company that designs, manufactures and sells analog and embedded processing chips for markets such as industrial, automotive, data center, personal electronics and communications equipment. At our core, we have a passion to create a better world by making electronics more affordable through semiconductors. This passion is alive today as each generation of innovation builds upon the last to make our technology more reliable, more affordable and lower power, making it possible for semiconductors to go into electronics everywhere. Learn more at TI.com.
Texas Instruments is an equal opportunity employer and supports a diverse, inclusive work environment.
If you are interested in this position, please apply to this requisition.