Senior System Level Testability Engineer
Immigration summary
Visa sponsorship
This employer has recently sponsored work like this.
2,042 recent H-1B filings · 1 similar-role filing
View visa evidenceGreen card sponsorship
This employer has recently sponsored green cards at scale.
443 recent certified PERM filings
View green card evidenceJob description
NVIDIA’s Silicon Co-Design Group sits at the crossroads of architecture, silicon, systems, and manufacturing where first-principles thinking and engineering judgement at the highest level translate directly into product outcomes at scale. Our team gets every GPU, SoC, and CPU silicon program from first power-on to high-volume production.
We are hiring a Senior System Level Testability Engineer to join our Test, Manufacturability, Reliability & Quality (TMRQ) team. You will define and drive system-level diagnostics, verification, and post-silicon validation for some of the industry's most complex semiconductor chips. You have experience defining SLT production coverage specifications, validating them on silicon, and translating product requirements into effective test coverage. Hands-on lab experience with system-level post-silicon bring-up and debug is required.
The exceptional hire continuously improves production workflows and products cross-functionally and uses AI deliberately to drive impact while managing risk.
What you will be doing:
Partner with other HW engineering teams such as Silicon design and characterization teams, IO design and validation teams, system feature owners, Production Operations to determine coverage needs and constraints to resolve appropriate test conditions, diagnostic contents for production line screen.
Define requirements to SW and board teams to support and improve test infrastructure, debug knobs and data collection features needed to support manufacturing screens effectively.
Co-design testability scope and coverage enhancements for Nvidia's manufacturing testing with a focus on system-level test
Prototype and fine-tune speed, power, performance, yield, and quality on pre-production silicon.
Co-design , develop, and maintain system-level testing flows and incorporate takeaways from silicon and correlate to design.
Define procedures to facilitate correlation activities between production testing infrastructure and internal diagnostic programs
Support customer facing and quality teams during customer escalations to understand the issue and fix gaps identified in coverage.
Create key performance indicators used to evaluate the effectiveness of the new tests.
Initiate and drive process improvements and preventative actions through root cause analysis.
What we need to see:
Bachelor’s or Master’s Degree or equivalent in Microelectronics/Electrical/Electronic/Computer Engineering or equivalent experience.
8+ years of relevant industry experience
Strong EE fundamentals, knowledgeable in digital design, signal integrity, statistics, timing analysis, fault analysis, sampling and computer architecture.
Strong data analysis skills. Prior experience working with volume data is a plus.
Validated hands-on lab experience with silicon bring-up and lab debug.
Good understanding of firmware/driver structures and their interaction with HW.
Problem-solving, debugging, analysis, and logical reasoning skills with examples to prove it
Experience with Python, BASH, Linux
Ways to stand out above the crowd:
Exceptional work ethic and up-leveling discussions to solve the real problems
Native use of AI to accelerate production testing and debug workflows
Battle-tested on GPUs, CPUs, AI accelerators, or other large-scale SoCs — you’ve seen firsthand how complexity at scale reshapes the failure landscape and demands a different level of engineering intuition.
Co-designed or led multi-functional alignment on production methodologies adopted by other teams in an HVM environment.
#LI-Hybrid
Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.
You will also be eligible for equity and benefits.
Applications for this job will be accepted at least until September 27, 2026.
This posting is for an existing vacancy.
NVIDIA uses AI tools in its recruiting processes.
NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.
Sponsorship evidence
Why Openbound reached the conclusions above.
Visa sponsorship evidence
Current posting
Silent on sponsorship
Employer H-1B history
- 2,042
- recent certified H-1B filings
- 1,364
- new-hire petitions
- 1
- filings for similar roles
- 2,424
- so far in FY2026
Filed titles like this role: ai system engineer · system engineer
More evidence details
- 1 certified H-1B filing for this same role
- 2,042 recent certified H-1B filings across the employer
- Still filing this year — 2,424 filings in FY2026
- 554 USCIS H-1B new-employment approvals, counted separately from LCA filings
- Strong filing activity in CA
- 1,987 further USCIS approvals for extensions or transfers
- The posting says nothing about sponsorship either way
Strong filing activity in CA.
Green card sponsorship evidence
Employer PERM history
- 443
- recent certified PERM filings
- 0
- filings for similar roles
- 384
- filings in this location
Filing history reflects past employer behavior; it isn't a promise for this opening.
All open roles at NvidiaHow Openbound evaluates sponsorship
Visa history uses official U.S. Department of Labor H-1B LCA disclosure data and USCIS H-1B petition history. Green card history uses DOL PERM disclosure data. Each is read for the employer as a whole, for roles like this one, and for this location, weighted toward the most recent fiscal years.
An employer is matched to its filing entities by verified legal name and reviewed aliases; a match is never made on a name resemblance alone. Where no verified entity can be matched, the page says so and draws no conclusion from the absence. 467 filing titles were examined for this employer.
What this posting states outranks history in both directions, and an employer's published policy outranks past filings. Filing history reflects past behavior; it is not a promise of sponsorship for this opening, and none of this is legal advice.