CPU Cache Subsystem Senior Design Manager corporate_fare Google place Austin, TX, USA ; Mountain View, CA, USA ; +3 more ; +2 more bar_chart Advanced Advanced Experience owning outcomes and decision making, solving ambiguous problems and influencing stakeholders; deep expertise in domain. Google | Austin, TX, USA ; Mountain View, CA, USA ; +3 more ; +2 more Minimum qualifications Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience. 15 years of experience in CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including micro-architecture definition and PPA processing. Experience leading and managing teams for modern processor subsystems with high speed, lower power design. Experience with front-end quality checks (e.g., Lint, CDC/RDC). Learn more share Share CPU Cache Subsystem Senior Design Manager link Copy link email Email a friend